@proceedings {4711,
	title = {From System Modeling to Formal Verification},
	journal = {The 2015 Electronic System Level Synthesis Conference},
	year = {2015},
	month = {07/01/2015},
	publisher = {ECSI},
	address = {San Francisco},
	abstract = {Due to increasing design complexity, modern systems are modeled at a high level of abstraction. SystemC is widely accepted as a system level language for modeling complex embedded systems. Verification of these SystemC designs nullifies the chances of error propagation down to the hardware. Due to lack of formal semantics of SystemC, the verification of such designs is done mostly in an unsystematic manner. This paper provides a new modeling environment that enables the designer to simulate and formally verify the designs by generating SystemC code. The generated SystemC code is automatically translated to timed automata for formal analysis.},
	isbn = {979-10-92279-12-2},
	issn = {2117-4628},
	attachments = {https://archive.isis.vanderbilt.edu/sites/default/files/Session3_Paper3.pdf},
	author = {Chhokra, Ajay and Abdelwahed, Sherif and Dubey, Abhishek and Neema, Sandeep and Karsai, Gabor}
}
